|
Re: How to pass through off-chip USB controller
Hi Binbin,
Thanks for jumping in! I think Tonny (who initiated this thread) was further than that, you suspected
Hi Binbin,
Thanks for jumping in! I think Tonny (who initiated this thread) was further than that, you suspected
|
By
Geoffroy Van Cutsem
·
#32
·
|
|
Re: How to pass through off-chip USB controller
Resend due to format issue.
If lspci is not found in your clearlinux sos, you can install the tool by:
$ swupd bundle-add sysadmin-basic
The following instruction will take PCI device 'USB Host
Resend due to format issue.
If lspci is not found in your clearlinux sos, you can install the tool by:
$ swupd bundle-add sysadmin-basic
The following instruction will take PCI device 'USB Host
|
By
Wu, Binbin
·
#31
·
|
|
Re: How to pass through off-chip USB controller
Hi,
/The following instruction will take PCI device 'USB Host 00:15.0' as an example to show the set-up steps./
/
/
/If lspci is not found in your clearlinux sos, you can install the tool
Hi,
/The following instruction will take PCI device 'USB Host 00:15.0' as an example to show the set-up steps./
/
/
/If lspci is not found in your clearlinux sos, you can install the tool
|
By
Wu, Binbin
·
#30
·
|
|
Re: How to pass through off-chip USB controller
Any update on this?
Thanks!
Geoffroy
Any update on this?
Thanks!
Geoffroy
|
By
Geoffroy Van Cutsem
·
#29
·
|
|
ACRN Project Technical Community Meeting Minutes - 9/5/2018
Meeting Minutes Archive: https://drive.google.com/drive/u/2/folders/1_XTGu6re3BOQAjtPx636Mz1T5lOy2UWC
ACRN Project TCM - 5th September 2018
Location
Online conference link:
Meeting Minutes Archive: https://drive.google.com/drive/u/2/folders/1_XTGu6re3BOQAjtPx636Mz1T5lOy2UWC
ACRN Project TCM - 5th September 2018
Location
Online conference link:
|
By
Wang, Hongbo
·
#28
·
|
|
This is a test email to verify the ACRN user mailing list <EOM>
Sorry for the spam.
Best regards.
Hongbo
Tel: +86-21-6116 7445
MP: +86-1364 1793 689
Mail:hongbo.wang@...
Sorry for the spam.
Best regards.
Hongbo
Tel: +86-21-6116 7445
MP: +86-1364 1793 689
Mail:hongbo.wang@...
|
By
Wang, Hongbo
·
#27
·
|
|
ACRN Project Technical Community Meeting Minutes - 8/29
ACRN Project TCM - 29th August 2018
Meeting Minutes Archive: https://drive.google.com/drive/u/2/folders/1_XTGu6re3BOQAjtPx636Mz1T5lOy2UWC
Location
Online conference link:
ACRN Project TCM - 29th August 2018
Meeting Minutes Archive: https://drive.google.com/drive/u/2/folders/1_XTGu6re3BOQAjtPx636Mz1T5lOy2UWC
Location
Online conference link:
|
By
Wang, Hongbo
·
#26
·
|
|
Test email for new ACRN user mailing list. <EOM>
Best regards.
Hongbo
Tel: +86-21-6116 7445
MP: +86-1364 1793 689
Mail:hongbo.wang@...
Best regards.
Hongbo
Tel: +86-21-6116 7445
MP: +86-1364 1793 689
Mail:hongbo.wang@...
|
By
Wang, Hongbo
·
#25
·
|
|
ACRN hypervisor project mailing list: Please subscribe acrn-users@lists.projectacrn.org for ACRN usage feedback or discussion
Dear all,
With more ACRN community developers and users joining ACRN project mailing list, the originalacrn-dev@... becomes “crowded” and many “how-to-use” topic or feedback may be
Dear all,
With more ACRN community developers and users joining ACRN project mailing list, the originalacrn-dev@... becomes “crowded” and many “how-to-use” topic or feedback may be
|
By
Wang, Hongbo
·
#24
·
|
|
Re: How to pass through off-chip USB controller
Hi Edwin,
Oops, the lspci output generated by root this time. Thanks.
01:00.0 USB controller: Fresco Logic FL1100 USB 3.0 Host Controller (rev 20) (prog-if 30 [XHCI])
Subsystem: Fresco
Hi Edwin,
Oops, the lspci output generated by root this time. Thanks.
01:00.0 USB controller: Fresco Logic FL1100 USB 3.0 Host Controller (rev 20) (prog-if 30 [XHCI])
Subsystem: Fresco
|
By
Tzeng, Tonny <tonny.tzeng@...>
·
#23
·
|
|
Re: How to pass through off-chip USB controller
You didn't dump the pci capabilities, so pls. use sudo for lspci.
The error comes from MSIx accessing, and need debug...
On 2018/7/30 15:39, Tzeng, Tonny wrote:
-- Best
You didn't dump the pci capabilities, so pls. use sudo for lspci.
The error comes from MSIx accessing, and need debug...
On 2018/7/30 15:39, Tzeng, Tonny wrote:
-- Best
|
By
Zhai, Edwin <edwin.zhai@...>
·
#22
·
|
|
Re: How to pass through off-chip USB controller
Hi Edwin,
Thanks for helping out. The `lspci –s 1:0.0 –vvv’ generates below output:
01:00.0 USB controller: Fresco Logic FL1100 USB 3.0 Host Controller (rev 20) (prog-if 30 [XHCI])
Hi Edwin,
Thanks for helping out. The `lspci –s 1:0.0 –vvv’ generates below output:
01:00.0 USB controller: Fresco Logic FL1100 USB 3.0 Host Controller (rev 20) (prog-if 30 [XHCI])
|
By
Tzeng, Tonny <tonny.tzeng@...>
·
#21
·
|
|
Re: How to pass through off-chip USB controller
Tonny,
The config is ok.
Could you pls. try gdb to catch the seg fault? Just replace the 'acrn-dm' with 'gdb --args acrn-dm...' in your launch script.
Did you paste all your
Tonny,
The config is ok.
Could you pls. try gdb to catch the seg fault? Just replace the 'acrn-dm' with 'gdb --args acrn-dm...' in your launch script.
Did you paste all your
|
By
Zhai, Edwin <edwin.zhai@...>
·
#20
·
|
|
Re: How to pass through off-chip USB controller
Hi Edwin,
Thanks for asking, here are my setup:
- HV/DM: f815415
- SOS: Clear 24030 w/ 4.14.57-69 kernel
- List of PCI devices
...
00:1f.0 ISA bridge: Intel Corporation Celeron N3350/Pentium
Hi Edwin,
Thanks for asking, here are my setup:
- HV/DM: f815415
- SOS: Clear 24030 w/ 4.14.57-69 kernel
- List of PCI devices
...
00:1f.0 ISA bridge: Intel Corporation Celeron N3350/Pentium
|
By
Tzeng, Tonny <tonny.tzeng@...>
·
#19
·
|
|
Re: How to pass through off-chip USB controller
Tonny,
Could you pls. paste the detailed error mesg.
We do have some passthrough rules user need follow, e.g. have reset capability for PCIe dev...
On 2018/7/30 9:07,
Tonny,
Could you pls. paste the detailed error mesg.
We do have some passthrough rules user need follow, e.g. have reset capability for PCIe dev...
On 2018/7/30 9:07,
|
By
Zhai, Edwin <edwin.zhai@...>
·
#18
·
|
|
How to pass through off-chip USB controller
Hi there,
I got an Aaeon’s AI Core, which integrates the Movidius Myriad2 chip and a USB3 controller on a PCIe card, and I’d like to drive it from the UOS on the UP2 board. I follow theGetting
Hi there,
I got an Aaeon’s AI Core, which integrates the Movidius Myriad2 chip and a USB3 controller on a PCIe card, and I’d like to drive it from the UOS on the UP2 board. I follow theGetting
|
By
Tzeng, Tonny <tonny.tzeng@...>
·
#17
·
|
|
Re: Running ACRN on Intel Atom® Processor E3845
Hi Joel,
Welcome to try it on MinnowBoard and any patches are welcome!
If you need any help, please send it to the mail list, we will answer your questions.
Hi Joel,
Welcome to try it on MinnowBoard and any patches are welcome!
If you need any help, please send it to the mail list, we will answer your questions.
|
By
Jack Ren
·
#16
·
|
|
Running ACRN on Intel Atom® Processor E3845
Hello All,
I would like to run ACRN on the MinnowBoard Turbot QUAD Core Board which has the Intel Atom® Processor E3845.
I understand that this target is not tested, but I am up for the
Hello All,
I would like to run ACRN on the MinnowBoard Turbot QUAD Core Board which has the Intel Atom® Processor E3845.
I understand that this target is not tested, but I am up for the
|
By
Joel <joeldhopkins@...>
·
#15
·
|
|
Re: question regarding acrn-hypervisor vioapic implementation
During the second update function "acpi_create_platform_device" calls "acpi_dev_get_resources" which reads the acpi resources and updates the trigger mode and polarity of the interrupt.
Best
During the second update function "acpi_create_platform_device" calls "acpi_dev_get_resources" which reads the acpi resources and updates the trigger mode and polarity of the interrupt.
Best
|
By
Abdul
·
#14
·
Edited
|
|
Re: question regarding acrn-hypervisor vioapic implementation
Yes. It's not related with IOAPIC workaround. Here is what I got from SOS:
^M[ 0.041021] ioapic_set_affinity: yfw: eu.w1: 0x931, eu.w2: 0x1000000^M
^M[ 0.041085] ioapic_set_affinity: yfw:
Yes. It's not related with IOAPIC workaround. Here is what I got from SOS:
^M[ 0.041021] ioapic_set_affinity: yfw: eu.w1: 0x931, eu.w2: 0x1000000^M
^M[ 0.041085] ioapic_set_affinity: yfw:
|
By
Yin, Fengwei <fengwei.yin@...>
·
#13
·
|